SOTO, J. G. M.;
SILVA, C. B.; VILLEGAS, E.(2016).
A Highly Parallel 4K Real-Time HEVC Fractional Motion Estimation Architecture for FPGA Implementation. En
23rd IEEE International Conference on Electronics, Circuits and Systems (ICECS). (pp. 90 - 93). MONTECARLO. DIGITAL. Recuperado de:
http://icecs.isep.fr/RODRÍGUEZ, L. E.; RAYGADA, E. L.;
SILVA, C. B.;
SALDAÑA, J. C.(2016).
Design of a CMOS cross-coupled voltage doubler. En
2016 IEEE Andescon Andean Council International Conference. (pp. 74 - 77). LIMA. DIGITAL. Recuperado de:
www.andescon.orgSANTOS, J. L. y
SILVA, C. B.(2013).
A HIGH PARALLELISM HARDWARE ARCHITECTURE DESIGN OF THE H.264/AVC INTEGER MOTION ESTIMATION FOR APLICATIONS IN REAL-TIME DTTV TRANSMISSIONS. En
CETC2013 - Conference on Electronics, Telecommunications and Computers. (pp. 30 - 32). LISBOA. ISEL. Recuperado de:
http://www.adeetc.isel.pt/cetc13/